

FIG. 1C

FIG. 1B

A'

A

The diagram illustrates an ADM apparatus 100, which is divided into several functional blocks:

- FROM LINE SIDE:** Data (OC-N) enters from the left. It passes through a series of terminators: LINE TERMINATOR 3001, LINE TERMINATOR 3002, TRIB TERMINATOR 3003, and a general TRIB TERMINATOR 300n. These are grouped under the label 300.
- OC-N BLSR Ring:** The signal enters a ring structure 500. It splits into an EAST SIDE (5001) and a WEST SIDE (5002).
- STS SIGNAL LINE SWITCHING UNIT (1) 111:** Receives input from the line side and connects to the STS PATH PROTECTION SWITCH 114.
- STS PATH PROTECTION SWITCH 114:** Routes signals between the STS signal switching units and the selector.
- SELECTOR 2:1 117:** Selects between signals from the STS signal switching units and the STS cross-connect unit.
- STS CROSS-CONNECT UNIT:** A central unit that manages cross-connections between the line and subscriber sides.
- SONET/SDH TRANSPORT UNIT 4001:** Handles transport to the TO LINE SIDE.
- STM ACCOMMODATING UNIT 4002:** Handles accommodation to the TO SUBSCRIBER SIDE.
- INF UNIT 300:** An interface unit that manages data flow between the subscriber side and the internal switching units.
- Subscriber Side:** Data (DSI) enters from the bottom. It passes through a series of terminators: STS SIGNAL LINE SWITCHING UNIT (2) 112, STS PATH TERMINATING UNIT 113, SQUELCH INSERTION UNIT 212, VT-SIGNAL LINE SWITCHING UNIT 213, and VT PATH PROTECTION SWITCH 214. These are grouped under the label 300.
- STS MUX 115:** Multiplexes signals from the subscriber side into the STS signal line switching unit (3).
- STS SIGNAL LINE SWITCHING UNIT (3) 116:** Routes signals from the subscriber side to the selector.

The entire apparatus is labeled 100. A dashed line A-A' indicates a cross-section through the system.

FIG. 1C




FIG. 2





FIG. 3A

< CONFIGURATION FOR
OC-12 BLSR APPLICATION >

*FIG. 3B*

< CONFIGURATION FOR
OC-48 BLSR APPLICATION >




FIG. 4




FIG. 5

OC-12 BLSR #1															
D15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	*	*	*	*	*	*	*	*	*	ch6	ch5	ch4	ch3	ch2	ch1

OC-12 BLSR #2															
D15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	*	*	*	*	*	*	*	*	*	ch6	ch5	ch4	ch3	ch2	ch1

OC-48 BLSR															
D15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	*	*	*	ch12	ch11	ch10	ch9	ch8	ch7	ch6	ch5	ch4	ch3	ch2	ch1

OC-48 BLSR															
D15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	*	*	*	ch24	ch23	ch22	ch21	ch20	ch19	ch18	ch17	ch16	ch15	ch14	ch13

“1”=NUT channel
“0”=not NUT channel

FIG. 6

BLSR Type		
OC12-2	OC12-1	OC-48

OC-48: OC-48 BLSR DESIGNATION; “1” : WHEN OC- 48 BLSR; “0” : NOT OC-48 BLSR
OC-12-1: OC-12 BLSR #1 DESIGNATION; “1” : WHEN OC-12 BLSR #1; “0” : NOT OC-12 BLSR #1
OC-12-2: OC-12 BLSR #2 DESIGNATION; “1”: WHEN OC-12 BLSR #2; “0” : NOT OC-12 BLSR #2

FIG. 7A

APPLICATION	NUMBER OF NUT CHANNEL SETTING REGISTERS ACCORDING TO PRIOR ART (N)	NUMBER OF NUT CHANNEL SETTING REGISTERS ACCORDING TO PRESENT INVENTION (M)
not BLSR	192	0
OC-12 BLSR		6
OC-48 BLSR		24

(WHEN MAXIMUM VT ACCESS PROCESSING CAPACITY OF APPARATUS IS 10 Gbps)

FIG. 7B

APPLICATION	NUMBER OF BLSR- TYPE SETTING REGISTERS ACCORDING TO PRIOR ART (N)	NUMBER OF BLSR- TYPE SETTING REGISTERS ACCORDING TO PRIOR ART (L)
WHEN OC-12 BLSR, OC-48 BLSR OR ITEM OTHER THAN BLSR CAN BE SELECTED	192	2

(WHEN MAXIMUM VT ACCESS PROCESSING CAPACITY OF APPARATUS IS 10 Gbps)

FIG. 7C

APPLICATION	NUMBER OF SQL ACTIVATE PROCESSING CHANNELS ACCORDING TO PRIOR ART (N×VT*)	NUMBER OF SQL ACTIVATE PROCESSING CHANNELS ACCORDING TO PRESENT INVENTION (M×VT*)
not BLSR	5376	0
OC-12 BLSR		168 (=6×28)
OC-48 BLSR		672 (=24×28)

(WHEN MAXIMUM VT ACCESS PROCESSING CAPACITY OF APPARATUS IS 10 Gbps)

FIG. 8




FIG. 9




FIG. 10




FIG. 11






FIG. 12 PRIOR ART*FIG. 13 PRIOR ART*

FIG. 14 PRIOR ART

→ STS-1 SPE Columns



**FIG. 15 PRIOR ART**

FIG. 16A PRIOR ART




FIG. 16B PRIOR ART






FIG. 17 PRIOR ART*FIG. 18 PRIOR ART*



FIG. 19 PRIOR ART**FIG. 20 PRIOR ART**

FIG. 21 PRIOR ART





FIG. 22A PRIOR ART*FIG. 22B PRIOR ART*

Node B VT Squelch Table

East Side	West Side
2	0

FIG. 23 PRIOR ART





FIG. 24 PRIOR ART






FIG. 26 PRIOR ART




FIG. 27 PRIOR ART




FIG. 28 PRIOR ART

SWt-1	$\Delta(t,t-1)$	HWt	SWt
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0


FIG. 29 PRIOR ART

FIG. 30 PRIOR ART




FIG. 31 PRIOR ART

FIG. 31 PRIOR ART




FIG. 32 PRIOR ART

